Create Fault Tolerant ALU in verilog using TMR error detection and predictive coding - View it on GitHub