DSP48E1 slice implementation using verilog - View it on GitHub