This repo contains verilog and system verilog code for a Radix-4 FFT and FIR DSP accelerator Chiplet which has a parallel pipelined architecture with Direct Memory Accessing. - View it on GitHub