A Lite DRAM helper maked in System Verilog HDL. - View it on GitHub