"DPFL-FPGA-Accel" for carrying out DSE of DPFL on FPGAs that enables users to design optimized FPGA-accelerators for ML-tasks implementing privacy-preserving federated-learning with adjustable epsilon values. - View it on GitHub