RISC V 32 bit with GRU enable Processor design - View it on GitHub