DDR4 Simulation Project in System Verilog - View it on GitHub