DDR2 memory controller written in Verilog - View it on GitHub