Design, synthesis and testbench for a cryptographic coprocessor. Designed using the Xilinx ISE. Coded in VHDL & Verilog. The coprocesor contains lookup tables, an ALU and a shifter. - View it on GitHub