Lattice FPGA verilog design using a CrossLink D-PHY cores for Mipi Dsi Tx of 2x4lane LCD display, total 8Gbps - View it on GitHub