Posit and quire arithmetic coprocessor compliant with the RISC-V eXtension interface - View it on GitHub