Created and simulated a multi-thread, multi-cycle, pipelined processor using Verilog/Assembly, ran on an FPGA chip. - View it on GitHub