Complex multiplier implimented on an Altera FPGA - Verilog - View it on GitHub