Codes in SystemVerilog for CeNN hardware implementation on FPGA - View it on GitHub