system level design of CIM processor using verilog - View it on GitHub