A CIC filter implemented in Verilog - View it on GitHub