Developed a Bfloat16 fused Multiplier-Adder module using Verilog for efficient computation in deep learning applications. All the corner cases are analyzed and verified on a Xilinx FPGA board. - View it on GitHub