Hardware security: Arbiter PUF in Verilog with FPGA + Python metrics - View it on GitHub