This repository contains the implementation of a parameterized RISC-V 32-bit Single Cycle Core(supporting I Type) using functional programming in Scala and Chisel. - View it on GitHub