Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA - View it on GitHub