A General-Purpose, AXI4-compliant Hyperdimensional Computing (HDC) Accelerator IP for Xilinx Zynq SoCs. Features scalable SIMD architecture, full BSC primitive support, and a C++ userspace software stack. - View it on GitHub