Single Cycle In-Order SuperScalar RISC-V RV32IM implementations - View it on GitHub