Designed and implemented a hardware accelerator for Tiny Neural Networks using Verilog HDL - View it on GitHub