4x4 matrix multiplication hardware accelerator using systolic array architecture, implemented in Model Composer and MATLAB, targeted Zedboard Zynq 7000 FPGA - View it on GitHub