Designed a 32 bit Two way Superscalar Processor and simulated in verilog - View it on GitHub