A 2D convolution hardware implementation written in Verilog - View it on GitHub