Custom 16 bit CPU and datapath in VHDL. Inspired by RISC-V - View it on GitHub