this is a design for 16-bit SIMD Microprocessor which has adopted the classical 5-stage pipeline as wll as the RISC-V instruction set architecture. - View it on GitHub