A low-latency 10G Ethernet MAC/PCS implmented in FPGA logic. - View it on GitHub