Simple single cycle RISC processor written in verilog - View it on GitHub