Extract and visualise VHDL interfaces (entities) - View it on GitHub