Naïve MIPS32-like CPU design with pipeline on a Xilinx FPGA - View it on GitHub