A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022. - View it on GitHub