A simulated memory controller for use in FPGA designs that want to model real system performance - View it on GitHub