A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain) - View it on GitHub