Translate a subset of C to Verilog - View it on GitHub