Low level (VHDL) hardware description for MSM acceleration over FPGA - View it on GitHub