JIT-accelerated RISC-V instruction set simulator - View it on GitHub