A Verilog synthesis flow for Minecraft redstone circuits - View it on GitHub