A heap-less, interrupt-safe, lock-free memory pool for Cortex-M devices - View it on GitHub