Convert Verilog to a Hardcaml design - View it on GitHub