This tool translates synthesizable SystemC code to synthesizable SystemVerilog. - View it on GitHub