A GitHub Action for linting and formatting Verilog code - View it on GitHub