Simple Python parser for extracting HDL (VHDL or Verilog) documentation - View it on GitHub