HDL things for FPGA and ASIC - View it on GitHub