Tutorial on building your own CPU, in Verilog - View it on GitHub