a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface - View it on GitHub