This is a Clang tool that parses SystemC models, and synthesizes Verilog from it. - View it on GitHub