A software implementation of a RISC-V computer - View it on GitHub