Integer Multiplier Generator for Verilog - View it on GitHub